Abstract-Substrate-integrated waveguides (SIWs) maintain the advantages of planar circuits (low loss, low profile, easy manufacturing, and integration in a planar circuit board) and improve the quality factor of filter resonators. Empty substrateintegrated waveguides (ESIWs) substantially reduce the insertion losses, because waves propagate through air instead of a lossy dielectric. The first ESIW used a simple tapering transition that cannot be used for thin substrates. A new transition has recently been proposed, which includes a taper also in the microstrip line, not only inside the ESIW, and so it can be used for all substrates, although measured return losses are only 13 dB. In this letter, the cited transition is improved by placing via holes that prevent undesired radiation, as well as two holes that help to ensure good accuracy in the mechanization of the input iris, thus allowing very good return losses (over 20 dB) in the measured results. A design procedure that allows the successful design of the proposed new transition is also provided. A back-to-back configuration of the improved new transition has been successfully manufactured and measured.
I. INTRODUCTION
S UBSTRATE-integrated waveguides (SIWs) have attracted much attention in the last years, because they maintain the advantages of classical planar circuits, but they outperform planar circuits in terms of higher quality factor for resonators and filters. The quality factor, as well as the insertion losses, can be improved if the dielectric is removed. Thus, several substrate-integrated lines without dielectric have appeared, such as the empty substrate-integrated waveguide (ESIW) [1] , the hollow SIW [2] , the air-filled SIW [3] , the dielectricless SIW presented in [4] , or the empty substrate-integrated coaxial line [5] . The cited ESIW has already been successfully Manuscript tested with the design and manufacturing of coupled cavity filters with very high quality factors, a horn antenna, and a hybrid directional coupler. All these devices are connected to microstrip accessing lines through the microstrip to ESIW transition originally presented in [1] . This transition has proved to perform satisfactorily, but its performance can still be improved. Besides, for thin substrates, the optimum values of w ti and l t [see Fig. 1 (a)] produce a very long and narrow taper than cannot be manufactured, so this taper cannot be used in those cases.
In [6] a new transition from microstrip to ESIW is presented. It is the same transition as the one presented in [1] [see Fig. 1(a) ], but it includes an additional taper in the microstrip line [see Fig. 1(b) ]. With this additional taper, good results are achieved also for thin substrates. But the measured return losses are only of 13 dB, and no design procedure is provided.
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two holes that ensure good accuracy in the dimensions (w ir ) of the manufactured input iris [see Fig. 1(c) ]. The accuracy of this iris is crucial for ensuring good impedance matching and low return losses, and good agreement between simulated and measured return loss results. A back-to-back transition is manufactured, and the measured return loss is over 20 dB in the whole frequency band of the fundamental mode. Besides, in this letter, a design procedure is presented, which provides a very good starting point for all the design parameters of the new transition, thus easing a good and easy convergence to the optimal design.
II. DESIGN PROCEDURE
The first time that the ESIW was presented in [1] , the connection of the ESIW to the accessing microstrip lines was solved with the transition in Fig. 1(a) . This transition consists of a tapering structure inside the ESIW that decreases the dielectric of the microstrip line exponentially until it disappears. Good initial values for the design parameters (l t , w ti , w ir , and c) are provided in [1] (c controls the exponential curve of the taper). An optimization is next used to fine tune the design parameters, and the simulated return losses of around 20 dB are obtained with this transition.
In [6] , the transition is improved with an additional taper in the microstrip line, as shown in Fig. 1(b) . Parameters l t ms and w t ms control the dimensions of this additional taper. This transition is still improved in this letter with the mechanization of two holes of diameter d f [see Fig. 1(c) ]. These holes, mechanized with the drilling machine, ensure that the size of the opening in the back wall of the ESIW is exactly of width w ir . Otherwise, the width w ir that is obtained with the drill in the structure of Fig. 1(b) has large tolerances and deviates the measurements from the simulation, as happens in [6] . Finally, via holes of diameter d v and pitch s v [see Fig. 1(c) ] are mechanized in order to prevent possible leaky waves traveling through the substrate outside the ESIW. d v and s v are chosen to avoid radiation leakage with the same design rules as for the vias in a standard SIW [7] .
In order to design the proposed transition, it is convenient to find a good initial point for the design parameters. Table I lists the expressions that provide good approximations for the design parameters, and that can be used to obtain a good initial point. These expressions have been obtained experimentally after designing the transition for different frequency bands and different substrates, with long optimization processes using the robust genetic algorithms. The initial point proposed can speed up significantly the optimization process for new designs, regardless of the frequency band, or the specific substrate that is chosen for each case.
The expressions of Table I have been used to design two transitions in a Rogers 4003 substrate of height h = 0.508 mm, permittivity ε r = 3.55, and metal thickness t = 35 μm. The first transition is for an ESIW with the same width as the standard WR-62 rectangular waveguide. The second transition is for an ESIW with the width of a WR-28 rectangular waveguide. Table II shows the values chosen for the fixed geometrical parameters, together with the initial values of the design parameters, obtained with the expression of Table I , and the final optimum values, obtained after fine-tuning with the Computer Simulation Technology (CST) commercial software, following an optimization process with the trust region algorithm. Thanks to the use of the good initial point, the optimization process is significantly reduced to less than 100 simulations. Fig. 2 shows the reflection of the original transition of [1] and the transition presented in this letter (both the initial and the optimum design). These results correspond to simulations made with CST. No losses have been considered. It can be observed that the initial point provides a good approximation to the optimum values, with return losses above 15 dB. After the optimization, both transitions (for WR-28 and for WR-62) provide return losses over 28 dB in all the usable frequency band of the ESIW. It can also be observed that the improved new transition increases in 10 dB of the minimum return losses when compared with the original transition.
III. BACK-TO-BACK PROTOTYPE
In order to test the validity of the improved new transition, a back-to-back transition has been designed and manufactured. A Rogers 4003 substrate with height h = 0.813 mm and ε r = 3, 55 has been chosen, so the transition is tested with a different substrate thickness than in Section II, but it is still a value with which the original transition failed to provide good results. The ESIW used in this transition has the same width as the WR-62 waveguide. The design procedure described in Section II has been used in order to design the microstrip to ESIW transition. The optimum geometrical values of the transition are shown in Table III . Fig. 3 shows the manufactured prototype of the back-toback transition without the top and bottom covers. After measuring with a TRL calibration kit, the measured transmission and reflection coefficients are shown in Fig. 4 , and compared with simulation. The simulated results have been obtained with CST, considering losses both in the metallic parts and in the dielectric body. As it can be observed, simulation and measurements are in good agreement. The measured return loss is greater than 20 dB and the insertion loss is smaller than 1.2 dB for the back to back (0.6 dB for only one transition) in the whole usable frequency band of the ESIW, while in [6] the return losses were 13.5 dB and insertion losses were 0.75 dB for one transition.
IV. CONCLUSION
In this letter, a new microstrip to ESIW transition has been improved with via holes than prevent power leakage and two holes that ensure accuracy in the manufacturing of the input iris. A design procedure has been provided for this transition. The new design procedure has been successfully been used for designing two transitions in different frequency bands with thin substrates, and also for the design and manufacturing of a back-to-back transition in a thick substrate. Measured results of the back-to-back transition show a significant improvement in the return and insertion losses when compared with the previously reported alternative solutions.
